

10-200

A

Please type a plus sign (+) inside this box → ☐

Approved for use through 09/30/2000 OMB 0651-0032  
Patent and Trademark Office, U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

<b>UTILITY PATENT APPLICATION TRANSMITTAL</b> <small>(Only for new nonprovisional applications under 37 C.F.R. § 1.53(b))</small>	Attorney Docket No. 1662-30200 (P99-2848)
	First Inventor or Application Identifier James F. FRYE et al.
	Title Updating System ROM Configuration Utility Using NVRAM
	Express Mail Label No. EL705960635US

<b>APPLICATION ELEMENTS</b> <small>See MPEP chapter 600 concerning utility patent application contents</small>	<b>ADDRESS TO:</b> Assistant Commissioner for Patents Box Patent Application Washington, DC 20231
-------------------------------------------------------------------------------------------------------------------	---------------------------------------------------------------------------------------------------------

1. ☒ \* Fee Transmittal Form (e.g., PTO/SB/17)  
(Submit an original and a duplicate for fee processing)
2. ☒ Specification [Total Pages 16]  
(preferred arrangement set forth below)
  - Descriptive title of the invention (plus cover sheet)
  - Cross References to Related Applications
  - Statement Regarding Fed sponsored R & D
  - Reference to Microfiche Appendix
  - Background of the Invention
  - Brief Summary of the Invention
  - Brief Description of the Drawings (if filed)
  - Detailed Description
  - Claim(s)
  - Abstract of the Disclosure
3. ☒ Drawing(s) (35 U.S.C. 113) [Total Sheets 2]
4. Oath or Declaration [Total Pages ]
  - a. ☐ Newly executed (original or copy)
  - b. ☐ Copy from a prior application (37 C.F.R. § 1.63(d))  
(for continuation/divisional with Box 16 completed)
    - i. ☐ DELETION OF INVENTOR(S)  
 Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b)

5. ☐ Microfiche Computer Program (Appendix)
6. Nucleotide and/or Amino Acid Sequence Submission  
(if applicable, all necessary)
  - a. ☐ Computer Readable Copy
  - b. ☐ Paper Copy (identical to computer copy)
  - c. ☐ Statement verifying identity of above copies

**\* NOTE FOR ITEMS 1 & 13: IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EXCEPT IF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.28).**

- | ACCOMPANYING APPLICATION PARTS                                                                                                 |                                                                                                |
|--------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------|
| 7. <input type="checkbox"/> Assignment Papers (cover sheet & document(s))                                                      |                                                                                                |
| 8. <input type="checkbox"/> 37 C.F.R. § 3.73(b) Statement (when there is an assignee)                                          | <input type="checkbox"/> Power of Attorney                                                     |
| 9. <input type="checkbox"/> English Translation Document (if applicable)                                                       |                                                                                                |
| 10. <input type="checkbox"/> Information Disclosure Statement (IDS)/PTO-1449                                                   | <input type="checkbox"/> Copies of IDS Citations                                               |
| 11. <input type="checkbox"/> Preliminary Amendment                                                                             |                                                                                                |
| 12. <input checked="" type="checkbox"/> Return Receipt Postcard (MPEP 503)<br><small>(Should be specifically itemized)</small> |                                                                                                |
| 13. <input type="checkbox"/> * Small Entity Statement(s) (PTO/SB/09-12)                                                        | <input type="checkbox"/> Statement filed in prior application, Status still proper and desired |
| 14. <input type="checkbox"/> Certified Copy of Priority Document(s) (if foreign priority is claimed)                           |                                                                                                |
| 15. <input type="checkbox"/> Other:                                                                                            |                                                                                                |

16. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No. \_\_\_\_\_

Prior application information Examiner \_\_\_\_\_ Group / Art Unit \_\_\_\_\_

**For CONTINUATION or DIVISIONAL APPS only:** The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.

17. CORRESPONDENCE ADDRESS					
<input type="checkbox"/> Customer Number or Bar Code Label		23505		or <input checked="" type="checkbox"/> Correspondence address below	
<small>(Insert Customer No. or Attach bar code label here)</small>					
Name	Jonathan M. Harris				
	Conley, Rose & Tayon, P.C.				
Address	PO Box 3267				
City	Houston	State	TX	Zip Code	77253-3267
Country	USA	Telephone	713-238-8000	Fax	713-238-8008

Name (Print/Type)	Mark E. Scott	Registration No. (Attorney/Agent)	43,100
Signature		Date	September 29, 2000

Burden Hour Statement. This form is estimated to take 60 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

M:\C\1662\30200\PTO TRANS 01

JC915 U.S. PTO  
09/29/00

# FEE TRANSMITTAL

## for FY 2000

Patent fees are subject to annual revision.  
 Small Entity payments must be supported by a small entity statement,  
 otherwise large entity fees must be paid See Forms PTO/SB/09-12.  
 See 37 C.F.R. §§ 1.27 and 1.28

TOTAL AMOUNT OF PAYMENT (\$) 690.00

### Complete if Known

Application Number	NOT YET ASSIGNED
Filing Date	CONCURRENTLY HEREWITH
First Named Inventor	James F. FRYE et al.
Examiner Name	UNKNOWN
Group / Art Unit	UNKNOWN
Attorney Docket No.	1662-30200 (P99-2848)

### METHOD OF PAYMENT (check one)

1. ☒ The Commissioner is hereby authorized to charge indicated fees and credit any overpayments to

Deposit Account Number 03-2630

Deposit Account Name Compaq Computer Corporation

☒ Charge Any Additional Fee Required  
 Under 37 CFR §§ 1.16 and 1.17

2. ☐ Payment Enclosed:

☐ Check ☐ Money Order ☐ Other

### FEE CALCULATION

#### 1. BASIC FILING FEE

Large Entity Fee Code (\$)	Small Entity Fee Code (\$)	Fee Description	Fee Paid
101 690	201 345	Utility filing fee	690.00
106 310	206 155	Design filing fee	
107 480	207 240	Plant filing fee	
108 690	208 345	Reissue filing fee	
114 150	214 75	Provisional filing fee	

SUBTOTAL (1) (\$) 690.00

#### 2. EXTRA CLAIM FEES

Total Claims	Extra Claims	Fee from below	Fee Paid
14	-20** = -0-	18.00	00.00
Independent Claims	3 - 3** = -0-	78.00	00.00
Multiple Dependent			00.00

\*\*or number previously paid, if greater, For Reissues, see below

Large Entity Fee Code (\$)	Small Entity Fee Code (\$)	Fee Description
103 18	203 9	Claims in excess of 20
102 78	202 39	Independent claims in excess of 3
104 260	204 130	Multiple dependent claim, if not paid
109 78	209 39	** Reissue independent claims over original patent
110 18	210 9	** Reissue claims in excess of 20 and over original patent

SUBTOTAL (2) (\$) - 0 -

### FEE CALCULATION (continued)

#### 3. ADDITIONAL FEES

Large Entity Fee Code (\$)	Small Entity Fee Code (\$)	Fee Description	Fee Paid
105 130	205 65	Surcharge - late filing fee or oath	
127 50	227 25	Surcharge - late provisional filing fee or cover sheet	
139 130	139 130	Non-English specification	
147 2,520	147 2,520	For filing a request for reexamination	
112 920*	112 920*	Requesting publication of SIR prior to Examiner action	
113 1,840*	113 1,840*	Requesting publication of SIR after Examiner action	
115 110	215 55	Extension for reply within first month	
116 380	216 190	Extension for reply within second month	
117 870	217 435	Extension for reply within third month	
118 1,360	218 680	Extension for reply within fourth month	
128 1,850	228 925	Extension for reply within fifth month	
119 300	219 150	Notice of Appeal	
120 300	220 150	Filing a brief in support of an appeal	
121 260	221 130	Request for oral hearing	
138 1,510	138 1,510	Petition to institute a public use proceeding	
140 110	240 55	Petition to revive - unavoidable	
141 1,210	241 605	Petition to revive - unintentional	
142 1,210	242 605	Utility issue fee (or reissue)	
143 430	243 215	Design issue fee	
144 580	244 290	Plant issue fee	
122 130	122 130	Petitions to the Commissioner	
123 50	123 50	Petitions related to provisional applications	
126 240	126 240	Submission of Information Disclosure Stmt	
581 40	581 40	Recording each patent assignment per property (times number of properties)	
146 690	246 345	Filing a submission after final rejection (37 CFR § 1.129(a))	
149 690	249 345	For each additional invention to be examined (37 CFR § 1.129(b))	

Other fee (specify) \_\_\_\_\_

Other fee (specify) \_\_\_\_\_

\* Reduced by Basic Filing Fee Paid

SUBTOTAL (3) (\$) - 0 -

SUBMITTED BY		Complete (if applicable)	
Name (Print/Type)	Mark E. Scott	Registration No. (Attorney/Agent)	43,100
Signature		Telephone	(713) 238-8000
		Date	September 29, 2000

### WARNING:

Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038.

Burden Hour Statement. This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231

M:\C1662\30200\PTO FEE TRANS 01

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE  
APPLICATION FOR UNITED STATES LETTERS PATENT

**UPDATING SYSTEM ROM CONFIGURATION UTILITY USING NVRAM**

By:

James F. Frye  
12011 Laneview Dr.  
Houston, TX 77070  
Citizenship: U.S.A.

Darren J. Cepulis  
69 S. Spiral Vine Circle  
The Woodlands, TX 77381  
Citizenship: U.S.A.

## **UPDATING SYSTEM ROM CONFIGURATION UTILITY USING NVRAM**

### **5 CROSS-REFERENCE TO RELATED APPLICATIONS**

Not applicable.

### **STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT**

10 Not applicable.

### **BACKGROUND OF THE INVENTION**

#### Field of the Invention

15 The present invention generally relates to updating system read only memory ("ROM") configuration information. More particularly, the invention relates to updating system ROM configuration information using non-volatile random access memory.

#### Background of the Invention

20 It is, or is becoming, commonplace for system configuration information for a computer to be stored in a read only memory ("ROM"). Most, if not all, computers have at least one ROM device. At least one of the ROM devices is commonly referred to as the "system ROM" or "BIOS ROM." "BIOS" refers to the Basic Input/Output System. BIOS comprises executable code that permits control over various low level functions in the computer such as access to a floppy disk and other types of storage devices. The BIOS firmware is stored in the system ROM. During

boot-up, the computer's CPU typically copies the BIOS firmware to main system memory. Subsequent uses of BIOS are made from the copy stored in main system memory.

Many computers also store configuration information on the system ROM. Such configuration information may include information regarding the various types of option boards the computer supports. The option board information generally includes a board identifier ("ID") and corresponding information the computer needs to be compatible with the board. For example, the information may include interrupt settings, port input/output ("I/O") values, etc.

Although a generally acceptable way to provide board configuration information, a ROM-based configuration technique has a significant downside. The downside is that whenever a new board is developed by the computer manufacturer or a third party, the system ROM must be re-flashed. Re-flashing a ROM generally requires taking the computer off-line, erasing the ROM and writing the entire ROM device with the old information just erased and with the new information, and retesting the system. Rewriting the entire ROM device is typically required even though only a portion of the information requires updating. Flashing a ROM is generally time consuming and, particularly in the context of a company or other entity operating dozens, hundreds or even thousands of servers, inconvenient. Once a ROM is re-flashed, the system is typically re-tested and the new ROM firmware validated to ensure the new firmware functions acceptably. The re-testing and validation process can take hours, days or even a week or more, particularly for large companies having sophisticated computer systems and software.

Accordingly, a technique or mechanism is needed that can permit system configuration information, such as board information, to be updated without having to re-flash the system ROM. Such a system would avoid the need of having to test system since a new ROM firmware image

would not be loaded. Despite the advantages such a system would provide, to date no such system is known to exist.

### **BRIEF SUMMARY OF THE INVENTION**

5           The problems noted above are solved in large part by a computer system having central processing unit, a read only memory ("ROM"), a nonvolatile random access memory ("NVRAM"), and other common computer components. A table of information is stored in the ROM. The information can relate to configuration data for boards installed in the computer or other types of information. Preferably, each entry in the ROM table includes a board identifier and  
10           corresponding text describing the board and/or configuration data for the board (e.g., interrupt settings, port I/O settings, etc.). An extension table is stored in the NVRAM which provides storage capacity for the same type of information in the ROM-based table. The NVRAM-based extension table preferably also includes storage for board identifiers and corresponding configuration information.

15           When running a setup utility program, the utility preferably first checks the ROM-based board table to determine whether a matching entry is found for each board in the system. If a match is found, the corresponding configuration information is used to configure the system for use of the board. If a match is not found, the utility program then checks the NVRAM extension table for a matching entry. If a match is found, the corresponding configuration information is  
20           used. If no match is found in either table, a default setting is used.

          This system permits new board entries to be written to the NVRAM memory table rather than flashing a new ROM. If, however, the user desires to flash a new ROM with a new firmware image, the system preferably checks the entries in the NVRAM extension table for duplicates as

compared to the new ROM firmware image. Any duplicates preferably are deleted from the NVRAM table to maximize its available capacity.

Because the new configuration information is added to the NVRAM, rather than the ROM being re-flashed in its entirety, the computer system need not be retested and the ROM firmware validated, a process which, as noted above, can be very time consuming. These and other benefits will become apparent upon reviewing the following disclosure.

### **BRIEF DESCRIPTION OF THE DRAWINGS**

For a detailed description of the preferred embodiments of the invention, reference will now be made to the accompanying drawings in which:

Figure 1 shows a block of a computer system in accordance with the preferred embodiment including a system ROM and a non-volatile RAM that includes storage for a configuration extension table;

Figure 2 shows the types of information stored in the ROM in greater detail including a board configuration table; and

Figure 3 shows the configuration extension table stored in the non-volatile RAM.

### **NOTATION AND NOMENCLATURE**

Certain terms are used throughout the following description and claims to refer to particular system components. As one skilled in the art will appreciate, computer companies may refer to a component by different names. This document does not intend to distinguish between components that differ in name but not function. In the following discussion and in the claims, the terms “including” and “comprising” are used in an open-ended fashion, and thus should be interpreted to

mean “including, but not limited to...”. Also, the term “couple” or “couples” is intended to mean either an indirect or direct electrical connection. Thus, if a first device couples to a second device, that connection may be through a direct electrical connection, or through an indirect electrical connection via other devices and connections.

5

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring now to Figure 1, computer system 100 constructed in accordance with the preferred embodiment generally comprises a CPU 102 and system memory 106 coupled to a host bridge device 104, various peripheral devices 110 and 112 coupled to a bus 108, a second bridge device 114 coupled to a hard drive 116, and an advanced server management (“ASM”) device 150 coupled to the bus 108. The computer system 100 also includes a read only memory (“ROM”) 144 coupled to the bus 108 and a non-volatile random access memory (“NVRAM”) 154 coupled to the ASM 150 and one or more serial shift registers 162 also connected to the ASM 150. Further, the computer system includes one or more slots 120 into which a peripheral card can be inserted if desired. The slots 120 couple to bridge device 114 by way of an industry standard architecture (“ISA”) bus 122. A keyboard controller (“KBC”) 123 interprets signals from keyboard 125.

In the preferred embodiment, CPU 102 preferably is any suitable type of microprocessor, such as a processor from the Pentium®, Celeron® or Itanium® line of processors. It should be understood, however, that any suitable type of microprocessor can be used.

The host bridge 104, which preferably is a 450NX Host Bridge manufactured by Intel or other suitable device, bridges together various devices such as CPU 102, system memory 106, and various devices connected to bus 108, such as devices 110, 112. The host bridge 104 provides interfaces (not specifically shown) to the various buses connected to the CPU, system memory, and



bus 108 devices. In accordance with known techniques, host bridge 104 orchestrates the transfer of data and commands between devices coupled to it.

Bus 108 can be any suitable type of bus. In accordance with the preferred embodiment, bus 108 comprises a peripheral component interconnect ("PCI") bus. Various types of PCI-compliant devices can be included in computer system 100 and connected to PCI bus 108. For example, ROM 144 preferably connects PCI bus 108. Other examples shown in Figure 1 include a network interface card ("NIC") 110 and a modem 112. Other PCI devices can be included as well if desired.

Bridge device 114 preferably is any suitable type of bridge device that can bridge together the PCI bus 108, an intelligent device electronics ("IDE") bus, and the ISA bus 122 (which alternatively can be an EISA bus) and, accordingly, is shown in Figure 1 as a PCI-to-ISA/IDE bridge device. For example, the PIIX4E bridge device from Intel is suitable, but other devices can be used as well. A hard disk drive 116 couples to PCI-ISA/IDE bridge device 114 by way of the IDE bus. The ISA slots 120 preferably receive ISA-compatible peripheral cards which couple to PCI-ISA/IDE bridge 114 via the ISA bus 122. It should be understood by those of ordinary skill in the art that any of the buses shown in Figure 1 can be replaced with other bus architectures, such as the universal serial bus ("USB") and IEEE 1394 bus, to name a few.

The ASM 150 provides various capabilities such as server management and interrupt control functions. At least one suitable ASM is described by one or more of the following U.S. patents all of which are incorporated herein by reference: U.S. Patent Nos. 5,390,324, 5,596,711 and 5,956,475. Additionally, ASM 150 provides an interface to NVRAM 154 to permit data to be written to and read from NVRAM 154. The ASM 150 also can receive a serial stream of data on its serial data ("SER DATA") input pin provided from one of the serial shift registers 162 as

shown. Each shift register 162 preferably comprises an 8-bit shift register such as an LS165 which is available from various manufacturers. Each shift register can be loaded in parallel via input pins 166 upon the assertion of the serial load ("SI\_LD") control signal from ASM 150. Each of the input pins 166 can be connected, for example, to any input/output device for which it is desirable to read status information.

Referring now to Figure 2, the ROM 144 preferably includes storage for the computer's basic input/output system ("BIOS") software 145 and a board identification ("ID") table 147. Other information can be stored in ROM 144 if desired. The BIOS software 145 is well known in the art and need not be explained in detail herein. The BIOS software generally provides low level routines to permit the computer's operating system to access various input and output devices.

The board ID table 145 preferably comprises one or more entries (the number of entries is not important to the invention). Each entry preferably includes a board ID 146 and corresponding information 148. The board IDs preferably uniquely identify the type of board. The board ID 146 may be, for example, a PCI board ID associated with NIC 110 that uniquely identifies the particular type of NIC used in the computer system 100. The corresponding information 148 preferably includes descriptive text that identifies helpful information such as the type of board (*e.g.*, NIC, modem, etc.), the model number of the board, and various "environmental variables" such as the interrupt setting and port settings necessary for proper operation of the corresponding board. The computer 100 uses such environmental variables to configure and properly use the board. Such configuration preferably occurs during system initialization at which time a routine determines which boards are installed in the system and consults the board ID table 147 to determine the proper configuration for the boards. ROM-Based Set Up ("RBSU") is one such a routine.

As new boards become available, conventional computer systems would have required the ROM 144 to be flashed to update the board ID table 147 with the new board information. However, in accordance with the preferred embodiment of the invention, computer system 100 avoids having to reflash the ROM each time it is desired to update the board ID table.

5 Referring to Figure 2, the NVRAM 154 preferably includes a board ID extension table 155. Board ID extension table 155 preferably includes storage for one or more entries in which each entry includes storage for board IDs 156 and corresponding information 158 similar to that of the board ID table 147 in the ROM 144. The size of the NVRAM 154 and, specifically, the size of the board ID extension table 155 can be any suitable size. For example, each entry 156, 158 in the  
10 table 155 would preferably have enough storage capacity for 80 characters to hold the board ID and the corresponding information. The total number of entries in the NVRAM-based table 155 preferably is 20 entries or less. If the table 155 has 20 entries and each entry has storage for 80 characters, then, assuming each character requires one byte of storage, the table 155 preferably occupies approximately 1600 bytes of NVRAM storage space.

15 The use of the preferred embodiment of the invention shown in Figures 1 and 2 will now be described. There are generally two parts to the technique of using the NVRAM 154. The first general step is to use any suitable program which will take a file of board IDs and descriptions and download them into the entries 156 and 158 in the board ID extension table 155. This step can be accomplished in any suitable manner such as by using a BIOS call to write the new board IDs and  
20 descriptions to table 155. The program by which the BIOS call or other technique is made can be any suitable DOS, Windows NT, Netware, Unix, etc. operating system. After rebooting the system 100, the new board IDs and descriptions in the board ID extension table 155 preferably will be available to the RBSU program.

The distribution of the updated board ID entries can be accomplished through any suitable mechanism such as by distribution over a wide area network such as the Internet or by mailing updates on floppy disks or CD ROMs to owners of the computer systems. Several suitable techniques include using the SmartStart or Softpaq mechanisms provided by Compaq Computer Corporation.

The second part to implementing the preferred embodiment of the invention is to use the entries in the board ID extension table 155 in NVRAM as extensions to entries in the ROM-based table 147. When the ROM-based setup utility program is run after adding the new entries to NVRAM table 155, the utility program will compare the board IDs detected for boards installed in the system 100 and check both tables 147 and 155 for a matching board ID. In accordance with the preferred embodiment of the invention, the utility program first checks the ROM-based board ID table 147. If the board ID is found in that table, the utility uses the corresponding board information to configure the board. If the board ID, however, is not found in the conventional ROM-based board table 147, the utility program will then check the NVRAM extension table 155 for a matching board ID entry. If the board ID is found in the NVRAM extension table 155, the utility uses the corresponding board information to configure the board. If the board ID, however, is not found in either the ROM-based or the NVRAM-based tables, the utility program will display a generic board device message on the computer's display (not specifically shown) and use a predetermined set of configuration settings that may be suitable for configuring unknown board types.

An advantage of the preferred embodiment described above is that as new boards become available to the user of a computer system, the ROM 144 need not be flashed with each ROM update. Instead, board entries are added to the NVRAM-based extension table. However, as

ROMs are updated for other reasons, the entries in the NVRAM board ID extension table 155 can be added as permanent entries to the board ID table in the ROM 144. This is accomplished preferably with a software “filter” which guards against having unnecessary duplicate entries between the ROM-based table 147 and the NVRAM-based table 155. Duplicate entries might occur if the ROM image is updated and one or more board entries are added to the ROM image that also are in the NVRAM table 155. This filter preferably discards entries from the NVRAM table 155 that exist in the image to be flashed to the ROM-based table 147. Eliminating duplicate entries from the NVRAM extension table 155 facilitates maximum usage of the capacity of the NVRAM 154.

Additionally, the principles discussed above could be expanded for new configuration features altogether, apart from board configuration information. That is, the embodiment described above need not be limited to just board configuration setup information. Operating system support tables are another example of the data that could be updated using the technique described above. Typically, the type of operating system is stored in a ROM-based table. As additional operating systems become available, the ROM 154 typically need to be flashed to support the new operating systems. However, with the system described above, new operating system entries could be added to an NVRAM table thereby eliminating a ROM flash.

By not having to re-flash the ROM 144 in its entirety with new firmware, the computer system 100 need not be retested and the ROM’s firmware revalidated. The testing and validation process can be very time consuming and this process is eliminated with the preferred embodiment of the invention described above. Because no other changes are made to the system, other than adding the new configuration information to the NVRAM 154, the system need not be retested.

The above discussion is meant to be illustrative of the principles and various embodiments of the present invention. Numerous variations and modifications will become apparent to those skilled in the art once the above disclosure is fully appreciated. It is intended that the following claims be interpreted to embrace all such variations and modifications.

## CLAIMS

What is claimed is:

1 1. A computer system, comprising:  
2 a processor;  
3 at least one input/output device coupled to said processor;  
4 a flashable ROM device coupled to said processor and containing a configuration table; and  
5 a non-volatile, non-flashable memory device coupled to said processor and containing a  
6 extension configuration table;  
7 wherein configuration information can be added to the computer system by storing such  
8 configuration information in the non-volatile, non flashable memory device.

1 2. The computer system of claim 1 wherein, upon executing a set-up routine to configure the  
2 computer system for a newly installed device, said processor examines the flashable ROM device  
3 to determine whether configuration information pertaining to the newly installed device is present  
4 and, if not, said processor then examines the non-volatile, non-flashable memory device to  
5 determine whether the configuration information pertaining to the newly installed device is  
6 present.

1 3. The computer system of claim 2 wherein said non-volatile, non-flashable memory device  
2 comprises a non-volatile RAM device.

1 4. The computer system of claim 2 wherein said configuration table and said extension  
2 configuration table include a plurality of entries with each entry including an option identifier and  
3 corresponding configuration data.

1 5. The computer system of claim 4 wherein each option identifier and corresponding  
2 configuration data pertain to a circuit board.

1 6. The computer system of claim 2 wherein said configuration table includes a plurality of  
2 entries with each entry including a board identifier and corresponding configuration data.

1 7. The computer system of claim 6 wherein said extension configuration table includes  
2 storage capacity for a plurality of entries that include a board identifier and corresponding  
3 configuration data.

1 8. A method of configuring a computer, comprising:  
2 adding a device to the computer;  
3 first searching a ROM memory in which configuration information is stored for the  
4 configuration information pertaining to the added device; and  
5 then, if the configuration is not found in the ROM memory, searching a non-volatile RAM  
6 memory for the configuration information.

1 9. The method of claim 8 further including:  
2 flashing the ROM memory; and



3 determining whether any entries in the ROM memory duplicate entries in the non-volatile  
4 RAM memory; and  
5 if one or more duplicates are found, clearing the one or more duplicate entries from the  
6 non-volatile RAM memory.

1 10. The method of claim 9 wherein the configuration information includes circuit board  
2 identifiers and corresponding configuration data.

1 11. The method of claim 9 wherein the configuration information includes operating system  
2 data.

1 12. The method of claim 8 further including storing configuration information in said non-  
2 volatile RAM memory instead of in the ROM memory when said device is added to the computer.

1 13. A method of flashing a ROM containing configuration information with a new set of  
2 configuration information in a computer system also including an NVRAM which contains an  
3 extension table having storage for configuration information, wherein new configuration is added  
4 to the NVRAM extension table instead of the ROM, said method comprising:

5 comparing entries in the new set of configuration information to be stored in the ROM  
6 against entries in the extension table in the NVRAM;

7 if a matching pair of entries is found, deleting the corresponding entry from the NVRAM;

8 and

9 storing the new set of configuration information in the ROM.

- 1 14. The method of claim 13 wherein the configuration information comprises board identifiers
- 2 and corresponding configuration data.

## ABSTRACT

A computer system having central processing unit, a ROM, an NVRAM, and other common computer components. A table of information is stored in the ROM. The information can relate to configuration data for boards installed in the computer or other types of information.

- 5 Preferably, each entry in the ROM table includes a board identifier and corresponding text describing the board and/or configuration data for the board. An extension table is stored in the NVRAM which provides storage capacity for the same type of information in the ROM-based table. The NVRAM-based extension table preferably also includes storage for board identifiers and corresponding configuration information. When running a setup utility program, the utility
- 10 preferably first checks the ROM-based board table to determine whether a matching entry is found for each board in the system. If a match is found, the corresponding configuration information is used to configure the system for use of the board. If a match is not found, the utility program then checks the NVRAM extension table for a matching entry. If a match is found, the corresponding configuration information is used. If no match is found in either table, a default setting is used.






FIG. 2




FIG. 3